Parse netlists into component graphs and render circuit diagrams via SchemDraw. Two layout strategies: loop layout for simple 2-terminal circuits (RC, RL, voltage divider) and labeled grid for complex circuits with active devices (BJT amplifiers, MOSFET). Backend: netlist parser, schematic engine, POST API endpoint. Frontend: SchematicViewer with zoom/download, stacked cell layout showing schematic + SPICE editor + waveform simultaneously.
45 lines
870 B
TOML
45 lines
870 B
TOML
[project]
|
|
name = "spicebook"
|
|
version = "2026.02.13"
|
|
description = "Notebook interface for SPICE circuit simulation"
|
|
requires-python = ">=3.12"
|
|
authors = [{name = "Ryan Malloy", email = "ryan@supported.systems"}]
|
|
|
|
dependencies = [
|
|
"fastapi>=0.115.0",
|
|
"uvicorn[standard]>=0.30.0",
|
|
"pydantic>=2.0",
|
|
"numpy>=1.24.0",
|
|
"websockets>=12.0",
|
|
"schemdraw>=0.19",
|
|
]
|
|
|
|
[project.optional-dependencies]
|
|
dev = [
|
|
"pytest>=8.0",
|
|
"pytest-asyncio>=0.23",
|
|
"httpx>=0.27",
|
|
"ruff>=0.8",
|
|
]
|
|
|
|
[project.scripts]
|
|
spicebook = "spicebook.main:main"
|
|
|
|
[build-system]
|
|
requires = ["hatchling"]
|
|
build-backend = "hatchling.build"
|
|
|
|
[tool.hatch.build.targets.wheel]
|
|
packages = ["src/spicebook"]
|
|
|
|
[tool.ruff]
|
|
target-version = "py312"
|
|
line-length = 100
|
|
|
|
[tool.ruff.lint]
|
|
select = ["E", "F", "I", "W"]
|
|
|
|
[tool.pytest.ini_options]
|
|
asyncio_mode = "auto"
|
|
testpaths = ["tests"]
|